The New Wave DV Ethernet Real-Time Publish-Subscribe (RTPS) core
provides a complete hardware IP solution for the Ethernet RTPS
protocol.

The core provides OMG DDSI-RTPS compliance, hardware-based
message label filtering, hardware mapping of message label to host
memory, and complete offload of RTPS handling including: Transmit
messages, Receive messages, IEEE 1588 Precision Time Protocol (PTP),
DMA controller, frame building/checking, and CRC generation/
checking.

The host interface to the core is AXI4. This allows the core to be
connected to an external host processor over PCIe or to an embedded
SoC processor. The core is built for dropping into an FPGA and
providing the complete design from processor interface to Ethernet
RTPS network interface.

This core is targeted towards applications in military/aerospace and
has been implemented on AMD (Xilinx) UltraScaleā„¢/UltraScale+ā„¢
devices. The core comes with test benches, constraints and an example
design, making design integration a straightforward task.
New Wave DV has a set of standard form factor boards featuring
FPGAs, 10G Ethenet optics, and off-the-shelf reference designs for
quick evaluation of the IP core.

Serial RapidIOĀ® (sRIO) is a high-speed serial communication protocol for connecting processors and peripherals in embedded systems such as telecommunications, networking, storage, and military applications. It operates on a point-to-point or switch architecture, supports data rates of up to 20 Gbps, and offers features such as flow control, multicast support, and quality of service (QoS). sRIO provides a reliable and scalable solution for creating complex and heterogeneous systems that demand high performance.

This site uses cookies to improve functionality and performance. By browsing this site you are giving consent to the use of cookies.

Accept Cookie Policy for Details